A Versatile Hardware for Advanced Encryption Standard

Nadia Nedjah 1 , Luiza de Macedo Mourelle 2

¹Department of Electronics Engineering and Telecommunication Faculty of Engineering, State University of Rio de Janeiro nadia@eng.uerj.br, http://www.eng.uerj.br/˜nadia/english.html

²Department of Systems Engineering and Computation Faculty of Engineering, State University of Rio de Janeiro ldmm@eng.uerj.br, http://www.eng.uerj.br/˜ldmm

³AI Lab, Dept. of Computer and Information Sciences University of Hyderabad, Hyderabad-500046, India akpcs@uohyd.ernet.in

⁴Department of Computer Science, University of California Davis, CA 95616, USA rvemuri@ucdavis.edu

Abstract: Nowadays, the Advanced Encryption System – AES is used in almost all network-based applications to ensure security. The core computation of AES, which is performed on data blocks of 128 bits, is iterated for several rounds, depending on the key size. The strength of AES is proportional to the number of rounds applied. So far, the number of rounds is fixed to 10, 12 and 14 for a key size of 128, 192 and 256 bits respectively. Most cryptographers feel that the margin between the number of rounds specified in the cipher and the best known attacks is too small. On the other hand, it is clear that the overall efficiency of a given AES implementation is inversely proportional to the number of rounds imposed. In this paper, we propose a very efficient pipelined hardware implementation of AES-128. Besides, we show that if the required number of rounds must increase to defeat attackers, the proposed implementation stays efficient.

Keywords: cryptography, AES, embedded hardware, pipeline.

1 Introduction

Cryptography is the study of methods to transform information from its original comprehensible form into a scrambled incomprehensible form, such that its content can only be disclosed to some qualified persons. In the past, cryptography helped ensure secrecy in important communications, such as those of spies, military leaders, and diplomats. In recent decades, it has expanded in two main ways: (i) firstly, it provides mechanisms for more than just keeping secrets through schemes like digital signatures, digital cash, etc; (ii) secondly, cryptography is used by almost all computer users as it is embedded into the infrastructure for computing and telecommunications. Cryptography ensures secure communications through confidentiality, integrity, authenticity and non-repudiation.

Cryptography has evolved over the years from Julius Cesar's cipher, which simply shifts the letters of the words a fixed number of times, to the sophisticated RSA algorithm, which was invented by Ronald L. Rivest, Adi Shamir and Leonard M. Adleman, and the elegant AES cipher (Advanced Encryption Standard), which was invented by Joan Daemen and Vincent Rijmen.

Cryptographic algorithms used by nowadays cryptosystems fall into two main categories: symmetric-key algorithms and asymmetric-key algorithms (8). Symmetric-key ciphers use the same key for encryption and decryption, or to be more precise, the key used for decryption is computationally easy to compute given the key used for encryption. Cryptography using symmetric ciphers is also called private-key cryptography.

Symmetric-key ciphers use the same key for encryption and decryption, or to be more precise, the key used for decryption is computationally easy to compute given the key used for encryption. Symmetric-key ciphers, in turn, can fall into two categories: block ciphers and stream ciphers. Stream ciphers encrypt the plaintext one bit at a time, in contrast to block ciphers, which operate on a block of bits of a predefined length. Most popular block ciphers are DES, IDEA (7) and AES (3), and most popular stream cipher is RC6 (9).

Using symmetric-key cryptography, two parties who want to communicate confidentially must have access to the private key. This is somehow a limiting aspect for this category of cryptography. In contrast with symmetric-key, the key used during encryption is distinct from that used during decryption in asymmetric-key algorithms. The encryption key is made public while the decryption key is kept secret. Within this scheme, two parties can communicate securely as long as it is computationally hard to deduce the private key from the public one. This is the case in nowadays asymmetric-key, or simply public-key algorithms such as RSA, which relies on the difficulty of integer factorisation. The future of cryptography resides in systems that are based on elliptic curves, which are kind of public-key algorithms that may offer efficiency gains over other schemes.

The Advanced Encryption System – AES is a block cipher, adopted as the new encryption standard in substitution to its predecessor Data Encryption Standard – DES (2). AES main scrambling computation is performed on a fixed block size of 128 bits with a key size of 128, 192 or 256 bits. This core computation is iterated for many rounds. The number of rounds depends on the key size. Currently, it is set to 10, 12 and 14 for the cited keys sizes respectively. The resistance of AES against breaking attacks depends entirely on the number of rounds used. So far, the best known attacks are on 7 rounds for 128-bit keys, 8 rounds for 192-bit keys, and 9 rounds for 256-bit keys (5). The small margin between these round numbers and the actual ones is very worrying for the cryptographer's community.

The need for fast but secure cryptographic systems is growing bigger. Therefore, dedicated hardware for cryptography is becoming a key issue for designers. With the spread of reconfigurable hardware such as FPGAs, embedded cryptographic hardware became cost-effective. Nevertheless, it is worthy to note that nowadays, even hardwired cryptographic algorithms are not safe. Attacks based on power consumption and electromagnetic Analysis, such as SPA, DPA and EMA have been successfully used to retrieve secret information stored in cryptographic devices. Besides performance in terms of area and throughput, designer of embedded cryptographic hardware must worry about the leakage of their implementation.

In this paper, we propose a novel hardware implementation of AES-128. The architecture allows one to perform the core computation of the algorithm is a pipelined manner. The throughput of the cryptographic hardware is 1Gbits per second. A unique hardware is used for encryption and decryption. The pipelined encryption and decryption allows an increase of the number of rounds without much loss of efficiency. Recall that increasing the number of rounds applied, increases the resistance of the AES algorithm.

This rest of this paper is organised in four subsequent sections. First, in Section 2, we give a brief description of the AES encryption and decryption algorithms as well as the modified version of these two algorithms, which are the basis of the proposed hardware architecture. Thereafter, in Section 3, we describe in a structured manner, the pipelined hardware architecture of AES-128 for encryption and decryption. Subsequently, in Section 4, we present some experimental result and compare our implementation to existing ones. Last but not least, in Section 5, we draw some conclusions and introduce some directions for future work.

2 Advanced Encryption Standard

The AES (3) is an elegant and a so-far-secure cipher. The encryption and decryption processes are perfomed through a repetitive process of four main stages. The encryption and decryption are done in a slightly different way. However, both processes can be modified so that the main stages are equivalent in the sense that for each stage, the computational process is the same but some parameters such as the s-box used and the key schedule exploited is different. In the remaining part of this section, we proceed with the description of the algorithms used by AES in the encryption and decryption processes as well as their respective modified versions that allowed us to yield a versatile hardware that can be used for both computations.

2.1 Encryption with AES

Encryption using AES proceeds as described in Algorithm 1, wherein functions SubBytes, ShiftRows, MixColumns and AddroundKey are defined later in this section.

```
Algorithm 1.AES-Cipher
input: Byte T[4 \times nb], Word K[nb \times (nr + 1)];
output: Byte C[4 \times nb],
  Byte state[4, nb];
  state := T;AddRoundKey(state, K[0, nb - 1];
  for round := 1 to nr - 1 do
     SubBytes(state); ShiftRows(state);
     MixColumns(state);
     AddRoundKey(state, K[round \times nb, nb(round + 1) - 1]);
  SubBytes(state);
  ShiftRows(state);
  AddRoundKey(state, K[nr \times nb, nb(nr + 1) - 1]);
  C := statereturn C;
end
```
For hardware efficiency reasons, we modified the AES cipher algorithm as in Algorithm 2. Note that Algorithm 1 and Algorithm 2 are equivalent and yield the same output.

```
Algorithm 2.Modified-AES-Cipher
```

```
input: Byte C[4 \times nb], Word K[nb \times (nr + 1)];
output: Byte T[4 \times nb],
  Byte state[4, nb];
  state := C;
  for round := 0 to nr - 1 do
    AddRoundKey(state, K[round \times nb, nb(round + 1) - 1]);
    SubBytes(state);
    ShiftRows(state);
    if round < nr - 1 then MixColumns(state);
  AddRoundKey(state, K[nr \times nb, nb(nr+1)-1]);
  T := state;return T;
end
```
2.1.0.0.1 Function SubBytes The function yields a new state simply by substituting each of the 16 bytes of state using a substitution box. The four most significant bits of the byte in question is used as the S-box row index while the remaining four bits are used as the S-box column index as shown in Fig. 1.

Figure 1: Illustration of SubBytes state transformation

2.1.0.0.2 Function ShiftRows The function obtains a new state by cyclically shifting the state rows. The bytes of row *i* are shifted i times, where $0 \le i \le 4$, as shown in Fig. 2.

Figure 2: Illustration of *ShiftRows* state transformation

2.1.0.0.3 Function $MixColumns$ The function operates on the states columns. The bytes of a given column are used as coefficients of a polynomialover $GF(2^8)$. The formed polynomialis multiplied by a fixed polynomial $P(x)$ modulo $x^4 + 1$, wherein polynomial $P(x)$ is defined as in (1):

$$
P(x) = \{03\}x^3 + \{01\}x^2 + \{01\}x + \{02\}
$$
 (1)

The details of the multiplication operation can be found in (3) , (1) . The transformation performed by *MixColumns* is illustrated in Fig. 3.

Figure 3: Illustration of MixColumns state transformation

2.1.0.0.4 Function $AddRoundKey$ The function computes the new state using a xor of the state columns bytes and the key schedule of the current round. The transformation performed by this function is depicted in Fig. 4.

Figure 4: Illustration of AddRoundKey state transformation

Before the cipher operation takes place, a key schedule is generated. Four subkeys are required for each round of the

cipher algorithm. The subkeys for the first round are the private cipher key, which is provided by the user. For a given round, the first subkey is obtained by first rotating once the last subkey from that of theprevious round, then substituting each of byte using the S-box used by function subBytes. Thereafter xoring the result with a given constant and finally xoring the result with first subkey of the previous round. The subsequent subkeys of the current round are computed using a xor of the previous key in the current round and the one inversely respective from the previous round. Of course, the whole key schedule required by the entire encryption process can be generated beforehand and store for later use by function $AddRoundKey$ appropriately.

2.2 Decrytpion with AES

The decryption of a text that was ciphered using AES can be performed by Algorithm 3. Comparing Algorithm 1 and Algorithm 3, one can note that each function was replaced by its inverse. However, the application sequence of these functions is slightly different. In order to have a unique versatile hardware for encryption and decryption, this algorithm was modified as in Algorithm 4, wherein functions InvSubBytes, InvShiftRows and InvMixColumns are defined in the following subsections. Function AddroundKey is kept unchanged. FIGURE 2.2.0.0.5.

Algorithm 3.AES-Decipher **input:** Byte $C[4 \times nb]$, Word $K[nb \times (nr + 1)]$; **output:** Byte $T[4 \times nb]$, Byte $state[4, nb]$; $state := C;$ AddRoundKey(state, $K[round \times nb, nb(nr+1)-1]$); for *round* := $nr - 1$ downto 1 do InvShiftRows(state); InvSubBytes(state); AddRoundKey(state, $K[nr \times nb, nb(nr+1)-1]$); InvMixColumns(state); InvShiftRows(state); InvSubBytes(state); AddRoundKey(state, $K[0, nb(nr+1)-1$); $T := state;$ return T ; end

Algorithm 3 and Algorithm 4 are equivalent as operations $InvSubBytes$ and $InvShiftRows$ commute. Moreover, function $InvMixColumns$ is linear so we have $InvMixColumns(x \times OR \ y)$ is equivalent to $InvMixColumns(x)$ xor $InvMixColumns(y)$. Recall that operation AddRoundKey is a XOR of its arguments. Using these two facts, we can swap operations AddRoundKey and InvMixColumns, provided that the columns of the decryption key schedule are modified using operation InvMixColumns. Note that functions SubBytes and InvSusbytes perm the same process but using distinct S-Boxes.

Algorithm 4.Modified-AES-Decipher **input:** Byte $C[4 \times nb]$, Word $K[nb \times (nr + 1)]$; output: Byte $T[4 \times nb]$, Byte $state[4, nb]$;

state $:= C$;

```
for round := nr - 1 to 0 do
    AddRoundKey(state, K[round \times nb, nb(round + 1) - 1]);
    InvSubBytes(state);
    InvShiftRows(state);
    if round < nr − 1 then InvMixColumns(state);
  AddRoundKey(state, K[nr \times nb, nb(nr+1)-1]);
  T := state:
  return T;
end
```
2.2.0.0.5 Function $InvSubButes$ The function operates in the same manner as function SubBytes does but the S-box used is different and is usually called InvS-Box as shown in Fig. 5.

Figure 5: Illustration of InvSubBytes state transformation

2.2.0.0.6 Function InvShiftRows The function yields a new state by cyclically shifting the state rows. The shifting is done in the opposite directions with respect to function $InvShiftRows$. As before, the bytes of row *i* are shifted i times, where $0 \leq i \leq 4$, as shown in Fig. 6.

Figure 6: Illustration of InvShiftRows state transformation

2.2.0.0.7 Function $InvMixColumns$ The function operates in the same way function MixColumns does but with a different matrix. The formed polynomial is multiplied by a fixed polynomial $P(x)$ modulo $x^4 + 1$, wherein $P(x)$ is defined as in (2) :

$$
P(x) = \{0B\}x^3 + \{0D\}x^2 + \{09\}x + \{0E\}
$$
 (2)

The transformation performed by InvMixColumns is illustrated in Fig. 7.

3 Pipelined AES Hardware

The overall architecture of the AES hardware mirrors the structure of Algorithm 2 and Algorithm 4. It is a synchronous implementation of both the processes of cipher and decipher. It uses four 128-registers. Every clock transition, these registers are loaded, except Register₃, which

current state	INVMIXCOLUMNS	Next state
'nб.з $_{\sigma o,c}$		$\sigma_{0.3}$ 70,2 σ .c
$\mathfrak{t} S_{1,\mathrm{b}}$, 3' $\overline{2}$ 1, c	E 09	S^{\prime}
$ S_{2,0}$ 52.3 Ω 22.c	$0E$ $0B$ $0D$ 09	$S_{2,0}'$
$S_{3,0}$ Э3,3 3.2	$0E$ $0B$ 09 0E -09 0B 0D	$v_{2,c}$ וים
23,c		

Figure 7: Illustration of InvMixColumns state transformation

is loaded when an input state is completely ciphered. In the encryption/decryption process, $Register_0$ is loaded with the input data or the partially encrypted/decrypted plaintext/ciphertext; $Register_1$ with the result of the $AddRound Key component$; $Request_{2}$ with the state after applying functions SubBytes (using the appropriate S-Box) and subsequently ShiftRows. The block architecture of the AES cipher/decipher hardware is shown in Fig. 8.

Figure 8: Overall architecture for the AES hardware

3.1 Component Synchronisation

For component synchronisation purposes, the architecture includes a controller. Among other actions, the controller determines when to reset the cipher hardware, accept input data, to register output results. As the excution of function $MixColumn/InvMixColumn$ is conditional (see Algorithm 2), the controller decides when the result obtained by the associated component can be used or must be ignored. Recall the hardware allows both encryption and decryption. When data is being deciphered, the key schedule generated by component KeyExpansion must be ordered differently (3). The AES hardware of Fig. 8 takes advantage of component Mix to schedule the subkeys in the required order. The controller also synchronises this operation. The controller is structured as in Fig. 9.

The included combinational logic permits the conversion of the 5-bit count to a single bit that triggers state transition. The sate machine includes six states. As long as control A Versatile Hardware for Advanced Encryption Standard 55

Figure 9: Controller architecture

signal keyExpand is set, the current state is kept unchanged in S_0 . As soon as this signal is reset by component keyExpansion, which means that the step of key schedule generation is complete, the machine transits to state S_1 , wherein it stays for 3 clock cycles, which is the required time to complete the processing of one 128-bit state. Also, during this period of time, the data input signal is active, which allows the hardware to accept the three states that will be ciphered/deciphered in pipelined manner. Synchronously with the fourth clock transition, the machine transits to state S_2 allowing to deactivate the data input signal and wait for the three accepted states are almost processed as only the last $AddRoundKey$ is yet to be performed to complete the encryption/decryption process. At the 30th. clock transition, the machine state changes to S_3 to activate output result signal, which is maintained for the two subsequent clock periods. A the 33rd. clock transition, the encryption/decryption of the three accepted states is completed and therefore, the control is returned to state S_1 , where in data input signal is reactivated to allow more date to be entered and processed. The state machine transition diagram is shown in Fig. 10.

Figure 10: State machine transition diagram

3.2 Component Mix

Function MixColumns is implemented by a massively parallel component that computes all the bytes of the new state in a single clock. It uses four components of the same architecture. This basic component produces one column os the new state. Its architecture is described in Fig. 11, wherein component mult yields the a special product of a given byte from the state

Figure 11: Basic element in component Mix

Figure 12: Architecture of the basic component mult

times {01}, {02}, {03}, {09}, {0B}, {0D} or {0E} (see (3), (1) for details on the operation). The architecture of component mult is presented in Fig. 12. Component xtime computes the xtime operation as defined in (3) and its architecture is given in Fig. 13.

3.3 Component Substitute/Shift

The component implementing function SubBytes uses 16 Sboxes (8 for ciphering and 8 for deciphering) stored in a Read-Only Memory (ROM). The obtained state is row-shifted before its storage in $Register_2$. The component architecture is given in Fig. 14. The component that implements function Ad $dRoundKey$ is simply a net of XOR gates that adds in $GF(2^8)$

Figure 13: Architecture of the basic component xtime

the key schedule to the current state.

Figure 14: The structure of component Substitute/Shift

3.4 Component KeyExpansion

As explained before, the generation of the entire key schedule that is required by the encryption/decryption process is performed prior to the start of the proper process. When hardware is used for decryption, the key schedule generated by component KeyExpansion must be ordered differently (3). Without increase of area requirements, the proposed versatile AES hardware of Fig. 8 takes advantage of component Mix to schedule the subkeys in the required order. The subkeys are then stored in a look-up table. Also, the controller allows for the appropriate set of subkeys to be provide for each round of the encryption/decryption process. The architecture of component keyExpansion is shown in Fig. 15.

Figure 15: Architecture of component KeyExpansion

Experimental Results

The pipelined execution of the AES cipher using the architecture of Fig. 8 is illustrated in Fig. 16. We implemented the hardware described throughout this paper using reconfigurable hardware. The FPGA family used is VIRTEX-II. Component KeyExpansion introduces a delay of 78.3ns. The clock cycle is 10.44ns. Every 33 clock cycles, the hardware can yield an encrypted datastream of 3×128 bits. The throughput, say tp can then be calculated as in (3) . The throughput is a little more than 1Gbps.

$$
Tp = \frac{3 \times 128}{33 \times clockwiseycle} = \frac{128}{11 \times 10.44} = 1062.9Mbs
$$
 (3)

Table 1: Performance comparison

Implementation			Tp Area CLB/Mbs
Our's cipher $\&$ decipher	1063	9937	9.35
(6) : cipher only	1911	- 8767	4.59
(10) : cipher only	1450	542	0.37
SubBytes/ShiftRows XX MixColumns ReyExpand AddRoundKey			

Figure 16: Pipelined execution of the AES algorithm using the hardware of Fig. 8

As far as the authors know, the versatile hardware implementation of AES algorithm that perform both encryption and decryption is novel. We compared our implementation to the ones from (6) and (10). Note that these implementations are for the cipher algorithm only while our implementation ciphers and deciphers. One may think that the implementation proposed and those from (6) and (10) are incomparable. They are cited here for reference only. The throughput, expressed in Mbps, as well as the hardware area required, expressed in number of CLBs, are given in Table 1.

Recall that the resistance of AES-based encryption against cryptanalysis attacks depends entirely on the number of rounds used. The pipelined implementation we propose throughout this paper can be easily adapted to a higher round number. The chart of Fig. 17 show that this can be done without much loss in efficiency. To be able to increase the number of round, component KeyExpansion needs to generate more key schedules and therefore the delay introduced by it increases with the number of rounds. The throughput, say tp , can be expressed in terms of the round number, say rn , is as in (4).

$$
Tp(rn) = \frac{128}{(rn+1) \times clockwise}
$$
 (4)

5 Conclusion

In this paper, we propose a novel pipelined hardware implementation of AES-128 that can be used for both encryption and decryption. Besides, we show that if the required number of rounds must increase to defeat attackers, the proposed implementation stays efficient. The hardware proposed is massively parallel and executes the four main steps of the algorithm in a pipelined manner, which allows a reasonable throughput fo a little more of 1Gbs. Compared to existing implementations of the cipher algorithm, this kind of throughput may be considered somehow low. However, considering

A Versatile Hardware for Advanced Encryption Standard 57

Figure 17: The impact of increase in the round number

the 2-in-1 aspect of the hardware as it allows encryption and decryption, it comes handy for devices with restricted hardware area with a not too bad throughput of 1Gbs.

In future research work, we intend to investigate further the proposed implementation, with the hope the improve the throughput without much increase in required hardware are.

Acknowledgements

We are grateful to the reviewers and the editor that contributed to the great improvement of the original version of this paper with their valuable comments and suggestions. We also are thankful to FAPERJ (Fundação de Amparo `a Pesquisa do Estado do Rio de janeiro, http:// www.faperj.br) and CNPq (Conselho Nacional de Desenvolvimento Científico e Tecnológico, http://www.cnpq.br) for their continuous financial support.

References

- [1] J. Daemen and V. Rijmen, The Design of Rijndael: AES – The Advanced Encryption Standard, Springer-Verlag, 2002.
- [2] National Institute of Standard and Technology, Data Encryption Standard, Federal Information Processing Standards 46, November 1977.
- [3] National Institute of Standard and Technology, Advanced Encryption Standard, Federal Information Processing Standards 197, November 2001.
- [4] Nicolas Courtois, Josef Pieprzyk, Cryptanalysis of Block Ciphers with Overdefined Systems of Equations, Proceedings of ASIACRYPT 2002, pp 267-287, 2002.
- [5] N. Ferguson, J. Kelsey, S. Lucks, B. Schneier, M. Stay, D. Wagner and D. Whiting, Improved Cryptanalysis of Rijndael, Proceedings of FSE 2000, pp. 213-230, 2000.
- [6] A. Labbe, A. Perez, AES Implementation on FPGA: Time and Flexibility Tradeoff, in Proceedings of FPL, pp. 836-844, 2002.
- [7] X. Lai, J. L. Massey, A Proposal for a New Block Encryption Standard, EUROCRYPT'90, pp. 389–404, 1990.
- [8] A.J. Menezes, S.A. Vanstone and P.J. Van Oorschot, Handbook of Applied Cryprography, CRC Press, USA, 1997.
- [9] R. Rivest, M. Robshaw, R. Sidney, and Y.L. Yin. The RC6 block cipher, First AES Candidate Conference, 1998.
- [10] F. Standaert, G. Rouvroy, J. Quisquater, J. Legat, A Methodology to Implement Block Ciphers in Reconfigurable Hardware and its Application to Fast and Compact AES RIJNDAEL, in Proceedings of FPGA, 2003.

Author Biographies

Nadia Nedjah is an associate professor in the Department of Electronics Engineering and Telecommunications at the Faculty of Engineering, State University of Rio de Janeiro, Brazil. Her research interests include functional programming, embedded systems and reconfigurable hardware design as well as cryptography. Nedjah received her Ph.D. in Computation from the University of Manchester - Institute of Science and Technology (UMIST), England, her M.Sc. in System Engineering and Computation from the University of Annaba, Algeria and her Engineering degree in Computer Science also from the University of Annaba, Algeria. More details on her reaserch interests and achievements can be found at http://www.eng.uerj.br/ nadia/english.html. Contact her at nadia@eng.uerj.br.

Luiza de Macedo Mourelle is an associate professor in the Department of System Engineering and Computation at the Faculty of Engineering, State University of Rio de Janeiro, Brazil. Her research interests include computer architecture, embedded systems design, hardware/software codesign and reconfigurable hardware. Mourelle received her PhD in Computation from the University of Manchester - Institute of Science and Technology (UMIST), England, her MSc in System Engineering and Computation from the Federal University of Rio de Janeiro (UFRJ), Brazil and her Engineering degree in Electronics also from UFRJ, Brazil. More details on her reaserch interests and achievements can be found at http://www.eng.uerj.br/ ldmm. Contact her at ldmm@eng.uerj.br.

. .